Abstract: In this paper we propose two algorithm-level time redundancy based Concurrent Error Detection (CED) schemes that exploit diversity in a Register Transfer (RT) level implementation. RT level diversity can be achieved either by changing the operation-to-operator allocation (allocation diversity) or by shifting the operands before re-computation (data diversity). By enabling a fault to affect the normal result and the re-computed result in two different ways, RT level diversity yields good CED capability with low area overhead. We used Synopsys Behavior Complier (BC) to implement the technique.
Introduction
Deep sub-micron VLSI circuits are susceptible to permanent and transient faults. where x is the input and is its complement [6] . A CED technique for array multipliers using bi-directional operations has been presented in [7] . The performance overhead of time redundancy based CED is about 100%.
Triple modular redundancy (TMR) is a hardware redundancy based error correction technique [8] and entails at least 200% hardware overhead. A time redundancy variant of TMR called RFxomputing with Triplication With Voting (RETWV) trades-off area overhead for increased error detectiodcorrection latency [9, 10, 11] . RETWV is similar to REDWC except that it partitions the operations and operators into thirds. RFiTWV has been applied to inner product units and convolvers [9] , Newton-Raphson dividers [lo] and Goldschmidt dividers [ 111. Performance overhead of time redundancy based error correction is about 200%. Mitra and McCluskey E121 proposed a logic synthesis technique that uses diverse implementations of combinational circuits for CED.
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They presented a scheme [13] to choose between CED techniques using diversity as a metric.
Several RT level techniques for CED, recovery and correction have been proposed. Karri and Orailoglu [14] and Ravi et. al. [ 151 developed high-level synthesis algorithms targeting self-recovering data paths. Duplication and comparison of results at checkpoints was used in [14] , while duplication and comparison of results as soon as they become available was used in [15] . Although these algorithms reduce the comparison overhead, they do not reduce the almost 100% hardware overhead of duplication. Karri and Iyer presented an RT level CED technique that uses the spare computation cycles and the spare data transfer cycles for CED [16] . Karri and Orailoglu [17] and Lakshminarayana et. al. [18] presented fault security based techniques that yield CED data paths with less than proportional increase in hardware. An RT level builtin self-repair using spare modules was proposed in [19] .
In this paper we propose RT level time redundancy based CED techniques that exploit allocation and data diversities. By enabling a fault to affect the normal result and the recomputed result in two different ways, RT level diversity yields good CED capability with low area overhead. However, there is a time overhead. We will describe algorithm level recomputing in section 2, and discuss the underlying fault model in section 3. Then we will describe algorithm level recomputing using allocation diversity in section 4 and algorithm level re-computing using data diversity in section 5. CED capabilities of these schemes are analyzed and based on this analysis we propose additional improvements. Experimental results will be discussed in section 6. Finally, conclusions are given in section 7.
Algorithm level Re-Computing
Consider a Control Data Flow Graph (CDFG) with four additions and one multiplication shown in Figure 1 Checking ratio R can be used to trade-off performance overhead against detection latency and fault detection capability. The smaller the value of R, the more results will be re-computed and checked. If R is set to 1, all results are recomputed and checked. Minimum detection latency can be achieved while the time overhead is 100%. If R is set to 2 only half of the results will be re-computed and checked. Detection latency increases while the time overhead is reduced to 50%. Different implementations of re-computation yield different fault detection capabilities. For example, straightforward duplication of operations in time can only detect transient faults. Permanent faults will be missed because for the same inputs, a hardware module with permanent faults will always produce the same faulty outputs. In this paper we propose allocation diversity and data diversity during re-computing to improve the CED capability.
1/R ([(N+N/R)M -NM]/NM).

RT level fault model
We will focus on transient and permanent stuck-at faults. Although the analysis in this paper is based on stuck-at-1 faults, the results extend to stuck-at-0 faults as well. We model the faults as offsets from the correct result. Consider the 4-bit array multiplier shown in Figure 2 . The four adders enclosed in a dashed square form the 3'd bit slice since their sums will be accumulated into the 3rd result bit. Assuming that one of connections (for example, the thick line shown in Figure 2 ) is stuck-at-I, the faulty result output by the defective multiplier is offset from the correct result by 23 if the correct output of the thick line is 0. Table 1 summarizes all possible offsets due to one stuck-at-1 fault. Effects of stuck-at faults can be modeled as an offset from the correct result in other arithmetic operators such as adders and subtractors. I adder slice is stuck-at-1 and the original output is 1 I Table 2 Faulty results due to a single stuck-at-1 fault in one of the modules used in Figure 3 A stuck-at-1 fault in, adder +3 translates into a faulty result of (a+b)(c+d)+(e+f+2')(g+h) during normal computation and a faulty result of (a+b+2')(c+d)+(e+f)(g+h) during recomputation. Since these two results differ by 2'((g+h)-(c+d)), the fault can be detected if g+h#c+d. Similarly, a stuck-at-1 fault in multiplier x2 translates into a faulty result of (a+b)(c+d)+((e+f)(g+h)+2') during normal computation and a faulty result of ((a+b)(c+d)+2')+(e+f)(g+h) during recomputation. In this case, since the two faulty results have the same offset, the fault may not be detected.
We will now compute the probability of missing a fault when allocation diversity based CED is used. Operations such as multiplication and exponentiation magnify the effects of faults at their inputs making them easy to detect. On the other hand, since operations such as additions and subtractions do not magnify the effects of faults at their inputs, we will focus on parts of CDFGs that have only additions/subtractions. We will consider stuck-at-1 faults in the analysis ' . When a defective module is used several times, let Poi be the probability that the expected result is 0 due to the ith use of the defective module. Similarly, let Pli be the probability that the expected result is 1 due to the i* use of the defective module.
Consider the CDFG shown in Figure 4 . This CDFG uses two adders and takes two clock cycles. It implements (a+b) + (c+d). Assuming the adder +2 (shaded in dark) is the defective module. After the first use of the faulty adder in clock cycle 1, let the probability of a correct result be PI I and the probability of a wrong result be Pol. Similarly, after the second use of the faulty adder in clock cycle 2 (assuming that the inputs to the second use are correct), let the probability of a correct result be PI2 and the probability of a wrong result be Po2. Now we will derive probabilities for three cases: a single stuck-at-1 fault, stuck-at-1 faults in non-adjacent bit positions and stuckat-1 faults in adjacent bit positions. Table 3 : Probabilities. of different offsets due to a single stuck-at-1 fault A fault will not be detected when the faulty offset from the normal computation is identical to the faulty offset from recomputation. If the defective module is used N times in the normal computation and M times in the re-computation, the probability P, that the two results are offset by the same amount txX is:
Hence, the probability P, that a fault is not detected is: Figure 5 plots P, as a function of N and M assuming that Poi = Pli = 0.5, (i.e. in the correct output, 1's and 0's are equally likely). From this plot we can observe that the probability of detecting a fault is lowest when N=M. Further, the probability of detecting a fault is highest when N >> M or M >> N. Table 4 .
The probability of missing a fault P, can be calculated using shows the probability of missing two adjacent stuck-at-1 faults. Although faults will be missed with a higher probability compared to Case 2a, it is still better than Case 1. Once again the probability of detecting these faults is the highest when N >> Mor M >> N.
Comparing Figure 6 (a, b) with Figure 5 shows that the probability of missing a fault decreases as the number of faults in the hardware increases. This is because as the number of faults increases the number of possible faulty results increases thereby reducing the possibility that these faulty results match. From the above analysis, the CED capability of allocation diversity can be improved by maximizing the difference between the number of times a defective module is used in the normal computation and the number of times it is used in the re-computation. It is not always possible to achieve this unevenness in the allocations for all hardware units in a design. Let us consider Figure 7 as an example. Since the design uses three adders, a single allocation cannot simultaneously maximize the usage difference for all three adders. An operation-to-operator allocation for the normal and the recomputations are shown in Figure 7 (a) and (b), respectively. This allocation minimizes the probability of missing the faults introduced by faulty adder +2 by maximizing the difference between the number of times it is used in the normal and recomputations. In Figure 7 (a) and (b), adder +2 is used once in normal computation and four times in re-computation yielding 0.125 probability of missing a single fault, 0.023 probability of missing two non-adjacent faults and 0.033 probability of missing two adjacent faults3. On the other hand, adder +1 is used 4 times in normal computation and 2 times in recomputation yielding a 0.219 probability of missing a single fault, 0.055 probability of missing two non-adjacent faults and 0.082 probability of missing adjacent faults. Finally, adder +3 is used 2 times in normal computation and 1 time in reHere we use same assumption as above that one bit output has equal likelihood to be I and 0. computation yielding a 0.25 probability of missing a single fault, 0.125 probability of missing two faults and 0.141 probability of missing two adjacent faults.
-y y adder + 1 and adder +2 are used in the normal computation while adder +2 and adder +3 are used in the re-computation. Allocation of sub-CDFG A simultaneously maximizes the usage differences of all three adders; adder +1 is used 4 times in normal computation and 0 times in re-computation, adder +2 is used once in normal computation and 4 times in the recomputation and adder +3 is used once in normal computation and 0 times in re-computation. Similarly allocation for sub-CDFG B maximizes the usage differences for adder +3 and adder +l. In all these cases, if a defective module is involved either in normal computation or re-computation but not both, the probability of missing a fault in it is 0.
Data diversity
In data diversity the normal computation is carried out on all input samples up to R*. After the R* input sample is processed by the normal computation, the result is stored in a register. Then the R* result is re-computed using shifted operands and compared to the stored result with a mismatch suggesting an error. We name this technique as algorithm level re-computing with shifted operands (ARESO). The RT level data path used in ARESO design is wider than the non-CED design. For example, a data path with original 32-bit wide will increase to 34-bit wide to support 2-bit shift.
CED capability
Logic level RES0 and its error detection capabilities have been described in [l, 21. In algorithm level re-computing, since intermediate results are not checked and a defective module can be used several times before checking the final results, the effect of a fault accumulates. ARESO requires more bits to be shifted to detect same faults as logic level RESO. If a defective adder that offsets a result by 2' is used twice, the possible offsets can be (0, 2', 2x2') and ARESO with 1-bit shift is not guaranteed to detect this fault. We calculated the probabilities of missing fault(s) for data diversity using technique similar to that we used for allocation diversity. Figure 8 The probabilities of missing (a) single stuck-at-1 fault (b) two non-adjacent stuck-at-1 faults (c) two adjacent stuckat-1 faults by using data diversity Figure 8 shows the probabilities of missing the single stuckat-1 fault, two non-adjacent stuck-at-1 faults and two adjacent stuck-at-1 faults by using data diversity. In these plots, X-axis stands for the number of times the defective module is used, while the Y-axis stands for the number of bits shifted in the data path. According to the plots, as the number of bits shifted increases, the probability of missing faults decreases. When only one bit is shifted and the defective module is used about 2 to 4 times, the detection probability is the worst. When two bits are shifted in the data path, the probabilities of missing these three types of faults are reduced.
Improving CED capability of data diversity
A straightforward approach to improve the CED capability of a data diversity data path is to shift more bits. However it entails hardware overhead. A second approach is to avoid using a unit less than 4 times. Feasibility of this depends on the number of operations in the CDFG and is not suitable for small CDFGs. Another approach is to partition the CDFG and check the outputs of all sub-CDFGs. If a defective module is used in more than one sub-CDFG, there will be a higher probability to detect the faults. In the CDFG shown in Figure 9 (a), adders 1, 2 and 3 are used 3, 2 and 2 times respectively. Assuming that data path supports 1-bit shift, the probabilities of missing a single stuck-at-1 fault, two non-adjacent stuck-at-1 faults and two adjacent stuck-at-1 faults are {0.14,0.02,0.06} for adder 1, and {0.13,0.03,0.07} for adders 2 and 3. Although the experimental data and error detection probabilities are based on stuck-at-1 fault, the technique applies to stuck-at-0 faults as well. Table 5 shows the results for the non-CED design, CED designs using allocation diversity and data diversity. The second and third rows show the number of operators used by these designs. The fourth row shows the area consumed in terms of unit cells while the fifth row shows the corresponding area overhead. Because the original design consumes very little hardware, all the proposed schemes involve a large overhead. Rows 6-8 show the probabilities of missing faults in three adders. We considered single stuck-at-1 fault, two nonadjacent stuck-at-I faults and two adjacent stuck-at-I faults and combined these three probabilities into one set. Since the four multipliers have similar RT level schedules, we reported the probability of missing faults in one of them in the last row. Allocation diversity using CDFG partitioning reduces the probabilities of missing a fault from around 0.3 to less than 0.04, while data diversity with CDFG partitioning reduces the robabilities of missing faults to almost 0.
I P 
6.2
Windowed Filter A windowed filter accepts one input, produces one output and implements Out = C,+. 14 Coef(i)x[In(i)+In(29-i)] using 15 multiplications and 29 additions. Our implementation uses four adders, four multipliers and takes 9 clock cycles for each computation. Table 6 shows all the results. The meaning of each row is same as in Table 5 . In this case, because original design consumes a large amount of hardware, area overheads consumed by proposed schemes are around 15%. Both schemes have a lower probability of missing faults in adders than in multipliers. The reason for this is that among the additions allocated to each adder, at least one of them is carried out prior to a multiplication and the effect of the fault(s) in adders is magnified by multiplication. By using CDFG partitioning, the probabilities of missing all possible faults are reduced to almost 0.
INon-CED]
Allocation diversity
1 Data Diversity Table 6 : Experimental results for Windowed Filter 6.3 A one-dimensional eight-point DCT An eight points DCT design accepts 8 inputs and produces 8 outputs using 4 adders, 4 multipliers and 19 clock cycles for one computation. Table 7 summarizes the results. In this design, each of the outputs corresponds to a independent sub CDFG. Since in algorithm level re-computing we check all outputs, straightforward allocation diversity achieves 0 robability of missing fault(s).
Adders
Total area
48682 53962
Area overhead
15% 28%
Prob. of missing
Conclusions
We proposed two algorithm level re-computing CED schemes using allocation diversity and data diversity. In allocation diversity the operation-to-operator allocation used in the normal computation is different from the one used in re-computation. In data diversity operands are shifted before the re-computation. These techniques entail about 10-30% area overhead depending on the size of the original design. Although in some designs these techniques provide good CED capability, they do not do as well in other designs. For such designs partitioning the CDFG and checking some intermediate results increases the CED capability. The area
